

Fig.1A DUT Output

Fig.1B Tester Strobe

Fig.1C Shift

Fig.2A DUT Clock Input

Fig.2B DUT Output

Fig.2C Tester Strobe Point

Fig.2D DUT Delay : L \rightarrow H

Fig.2E DUT Delay : H \rightarrow L




Fig.3




Fig.4A CLK




Fig.4A Fig.4B

Fig. 5




Fig.6




FIG. 7

